

Notes - Unit 1

INTRODUCTION TO LOGIC CIRCUITS

BOOLEAN ALGEBRA

- This is the foundation for designing and analyzing digital systems. It deals with the case where variables assume only one of two values: TRUE (usually represented by the symbol '1'), and FALSE (usually represented by the symbol '0'). This is also called Two-valued Boolean Algebra or Switching Algebra.
- A circuit consisting of switches can be represented in terms of Boolean algebraic equations. The equations can be then manipulated into the form representing the simplest circuit. The circuit may then be immediately drawn from the equations. This powerful method first appeared in: "A symbolic Analysis of Relay and Switching Circuits", Claude E. Shannon, *Transactions of the AIEE*, vol. 57, no. 12, Dec. 1938, pp. 713-721.

BASIC OPERATIONS


- X and Y are Boolean variables. Boolean variables are used to represent the input or output of a digital circuit.

OPERATION	BOOLEAN EXPRESSION	OPERATION
NOT	$X' (or \bar{X})$	Logical negation
AND	$X.Y$	Logical conjunction of two statements
OR	$X + Y$	Logical disjunction of two statements


TRUTH TABLES AND LOGIC GATES

- Truth Table:** A tabular listing of function values for all possible combinations of values on its input arguments.


X	F = X'
0	1
1	0





X	Y	F = X.Y
0	0	0
0	1	0
1	0	0
1	1	1



X	Y	F = X+Y
0	0	0
0	1	1
1	0	1
1	1	1



- Logic Gates:** Hardware components that produce a logic 1 or logic 0 depending on the state of inputs. They are used to implement Boolean functions.
- Logic Gates can have multiple inputs (AND, OR):



AXIOMS

$0.0 = 0$	$1.1 = 1$	$0.1 = 1.0 = 0$	$\bar{0} = 1$
$1+1=1$	$0+0 = 0$	$1+0 = 0+1 = 1$	$\bar{1} = 0$

THEOREMS

Variable dominant rule	$X \cdot 1 = X$ $X + 0 = X$
Commutative rule	$X \cdot Y = Y \cdot X$ $X + Y = Y + X$
Complement rule	$X \cdot \bar{X} = 0$ $X + \bar{X} = 1$
Idempotency	$X \cdot X = X$ $X + X = X$
Identity Element	$X \cdot 0 = 0$ $X + 1 = 1$
Double negation	$\bar{\bar{X}} = X$
Associative rule	$X \cdot (Y \cdot Z) = (X \cdot Y) \cdot Z$ $X + (Y + Z) = (X + Y) + Z$
Distributive rule	$X \cdot (Y + Z) = X \cdot Y + X \cdot Z$ $X + Y \cdot Z = (X + Y) \cdot (X + Z)$

Other Theorems

Absorption	$X \cdot (X + Y) = X \cdot X + X \cdot Y = X + X \cdot Y = X \cdot (1 + Y) = X$ $X + X \cdot Y = X \cdot (1 + Y) = X$
Adjacency	$X \cdot Y + X \cdot \bar{Y} = X$ $(X + Y)(X + \bar{Y}) = X$
Consensus	$X \cdot Y + \bar{X}Z + YZ = XY + \bar{X}Z$ $(X + Y)(\bar{X} + Z)(Y + Z) = (X + Y)(\bar{X} + Z)$ Corollary: $(X + Y)(\bar{X} + Z) = \bar{X}Y + XZ$
DeMorgan	$\overline{X \cdot Y} = \bar{X} + \bar{Y}, \quad \overline{X \cdot Y \cdot Z \dots} = \bar{X} + \bar{Y} + \bar{Z} + \dots$ $\overline{X + Y} = \bar{X} \cdot \bar{Y}, \quad \overline{X + Y + Z + \dots} = \bar{X} \cdot \bar{Y} \cdot \bar{Z} \dots$
Simplification	$X \cdot (\bar{X} + Y) = X \cdot Y$ $X + \bar{X}Y = X + Y$

- A useful application of the theorems is on the simplification of Boolean functions which leads to the reduction of the amount of logic gates:

✓ **Example:**

$$F = (A + \bar{B}C + D + EF)(A + \bar{B}C + \overline{D + EF})$$

$$F = (X + Y)(X + \bar{Y}), \quad X = A + \bar{B}C, \quad Y = D + EF$$

$$F = (X + Y)(X + \bar{Y}) = X$$

$$\rightarrow F = A + \bar{B}C$$

✓ **Example:**

$$F = \overline{(\bar{X} + \bar{Y})Z} + X\bar{Y}Z$$


$$F = \bar{\bar{X}}\bar{\bar{Y}}\bar{Z} + X\bar{Y}Z$$

$$F = \bar{Y}Z(X + \bar{X})$$

$$\rightarrow F = \bar{Y}Z = Y + \bar{Z}$$

✓ **Example:**

$$F = (X + Y)(X + \bar{Y}) = XX + X\bar{Y} + YX + Y\bar{Y} = X + X(\bar{Y} + Y) = X + X = X$$




DERIVING BOOLEAN FUNCTIONS FROM TRUTH TABLES:

Using 1s:

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


$$F = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$$



Using 0s:

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$F = (A + B + C)(\bar{A} + \bar{B} + \bar{C})$$




SUM OF PRODUCTS (SOP) AND PRODUCT OF SUMS (POS) USING MINTERMS AND MAXTERMS:

X	Y	Z	F	Sum of Products
0	0	0	0	$F = \bar{X}\bar{Y}\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}Z + XY\bar{Z}$
0	0	1	1	$F(X, Y, Z) = \sum(m_1, m_4, m_5, m_6)$
0	1	0	0	$F(X, Y, Z) = \sum m(1,4,5,6)$ Also: $\bar{F}(X, Y, Z) = \sum m(0,2,3,7)$
0	1	1	0	
1	0	0	1	Product of Sums
1	0	1	1	$F = (X + Y + Z)(X + \bar{Y} + Z)(X + \bar{Y} + \bar{Z})(\bar{X} + \bar{Y} + \bar{Z})$
1	1	0	1	$F(X, Y, Z) = \prod(M_0, M_2, M_3, M_7)$
1	1	1	0	$F(X, Y, Z) = \prod M(0,2,3,7)$ Also: $\bar{F}(X, Y, Z) = \prod M(1,4,5,6)$

- The SOP and POS that only include only minterms (or maxterms in the case of POS) are called Canonical Forms. If a SOP (or POS) include terms that are not minterms (or maxterms), they are called non-canonical forms.

TIMING DIAGRAMS



XILINX FPGA IMPLEMENTATION - DESIGN FLOW

- **Design Entry:** Here, the circuit is specified via a Hardware Description Language (HDL), Schematic, or a waveform. The process of verification of the HDL syntax of schematic connections is called *Synthesis*.
- **Behavioral Simulation:** This is a crucial step. Your Design Entry might be 'error-free' syntax-wise, however it might not work as expected. Here, we provide time-varying stimuli to the inputs of a logic circuit and verify that the outputs are correct. When the stimuli is written in HDL, it is called a '*test-bench*'. This process is very similar to using a signal generator to create the inputs, and using a scope to visualize the outputs over time.
- **Physical Mapping:** Here we specify which inputs and outputs map to the specific components of the FPGA we selected and the Printed Circuit Board (PCB) that houses the FPGA. In Xilinx ISE, this is done via a file called Constraints File (.ucf).
- **Timing Simulation:** Behavioral Simulation only simulates the circuit 'logically', i.e., it does not take into account analog and electrical effects. Timing simulation does consider the delay that exist between inputs and outputs, and therefore it is very useful to determine glitches, hazards, etc.
- **Implementation:** Here, we "program" the FPGA. In this step, we grab a configuration file (called 'bitstream') and then download it onto the FPGA.

PRACTICE EXERCISES



- Simplify the following functions:

✓ $F = \bar{X}\bar{Y}Z + X\bar{Y}\bar{Z} + X\bar{Y}Z + XY\bar{Z}$	✓ $F = (X + Y + Z)(X + Y + \bar{Z})$
✓ $F(X, Y, Z) = \sum(m_0, m_2, m_6)$	✓ $F = (\bar{A}B + C + D)(\bar{A}B + D)$
✓ $F(X, Y, Z) = \prod(M_3, M_4, M_7)$	✓ $F = A(C + \bar{D}B) + \bar{A}$



- Provide the Boolean functions and sketch the logic circuit. Use the two representations: i) Sum of Products, ii) Product of Sums. Also, provide the minterms and maxterms representations.

A	B	C	F1	F2	F3	F4	F5	F6	F7
0	0	0	0	1	0	1	0	1	0
0	0	1	1	0	1	1	1	0	0
0	1	0	0	0	1	1	0	1	1
0	1	1	1	0	1	1	1	1	1
1	0	0	1	0	1	0	0	1	0
1	0	1	0	1	0	0	1	0	0
1	1	0	1	1	0	0	0	1	1
1	1	1	1	1	1	0	1	0	1


- Obtain the logic function (and minimize if possible) of the following circuits:



- Draw the timing diagram of the following circuit:



- Design a circuit that verifies the logical operation of the OR gate. $f = '1'$ (LED ON) if the OR gate works properly. Assumption: when the OR gate is not working, it is generating 1's instead of 0's and vice versa. Tip: First, generate the truth table.



- Security combination: We have a lock that only opens when we set eight (8) switches as in the figure. Each switch represents a Boolean variable. Get the function that opens the lock (a logical '1' is generated) when the switches are configured as in the figure. Here, an open lock is represented by an LED that is ON.

